1
0
Fork 0

more yosys4gal
Some checks failed
Build Blog / Build (push) Failing after 2m24s

This commit is contained in:
saji 2025-04-14 23:30:20 -05:00
parent d92bc06c5a
commit 5a73e888da

View file

@ -106,13 +106,18 @@ GAL assembly is still common
# Is this useful?
No, not really.
Not particularly.
Well, there's a very very niche use case. These parts are 5-volt tolerant, and come in DIP packages. If you needed some basic glue logic
when working on an older 5 volt system, you might want to have a few of these + a programmer instead of a collection of 74-series logic.
At the very least, these chips can emulate any 74-series chip, and can reduce a multi-chip design to a single chip.
The DIP form factor makes it much easier to breadboard, and the chips have zero start up delay.
Well, there's an extremely niche use case. These parts are 5-volt tolerant, and
come in DIP packages. If you needed some basic glue logic when working on an
older 5 volt system, you might want to have a few of these and a programmer
instead of a collection of 74-series logic. At the very least, these chips can
emulate any 74-series chip, and can reduce a multi-chip design to a single
chip. The DIP form factor makes it much easier to breadboard, and the chips
have zero start up delay.
In that narrow use case, `yosys4gal` is rather crucial. You no longer need WinCUPL or any old software, instead
using Verilog + Yosys. Your designs are automatically optimized, which makes it easier to fit more complex logic. And since it's verilog,
you can integrate it into a larger simulation or move it to an FPGA later if you desire.
In that narrow use case, `yosys4gal` is rather crucial. You no longer need
WinCUPL or any old software, instead using Verilog + Yosys. Your designs are
automatically optimized, which makes it easier to fit more complex logic. And
since it's Verilog, you can integrate it into a larger simulation or move it to
an FPGA later if you desire.